Reaction Timer

Introduction

In this article we are going to design and write the code in Verilog for a reaction timer.

Design Stage

Implementation Stage

Testing Stage

GitHub Repository

References